

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**





TRW

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application of

SEAL

Atty. Ref.: 550-503

Serial No. 10/765,092

TC/A.U.: 2183

Filed: January 28, 2004

Examiner:

For: ADDRESS OFFSET GENERATION WITHIN A DATA  
PROCESSING SYSTEM

\* \* \* \* \*

June 17, 2004

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:


SUBMISSION OF PRIORITY DOCUMENTS

It is respectfully requested that this application be given the benefit of the foreign filing date under the provisions of 35 U.S.C. §119 of the following, a certified copy of which is submitted herewith:

<u>Application No.</u>	<u>Country of Origin</u>	<u>Filed</u>
0313510.0	United Kingdom	11 June 2003

Respectfully submitted,

**NIXON & VANDERHYLE P.C.**

By: 

Stanley C. Spooner  
Reg. No. 27,393

SCS:kmm  
1100 North Glebe Road, 8th Floor  
Arlington, VA 22201-4714  
Telephone: (703) 816-4000  
Facsimile: (703) 816-4100

**THIS PAGE BLANK (USPTO)**



INVESTOR IN PEOPLE


The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.




Signed

Dated 13 January 2004

**THIS PAGE BLANK (USPTO)**

## Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)



The Patent Office

Cardiff Road  
Newport  
South Wales  
NP10 8QQ

## 1. Your reference

P015896GB

## 2. Patent application number

(The Patent Office will fill in this part)

0313510.0

11 JUN 2003

## 3. Full name, address and postcode of the or of each applicant (underline all surnames)

ARM Limited  
110 Fulbourn Road  
Cherry Hinton  
Cambridge  
CB1 9NJ, United Kingdom

Patents ADP number (if you know it)

7498124 602

If the applicant is a corporate body, give the country/state of its incorporation

United Kingdom

## 4. Title of the invention

Address Offset Generation within a Data Processing System

## 5. Name of your agent (if you have one)

D Young &amp; Co

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

21 New Fetter Lane  
London  
EC4A 1DA

Patents ADP number (if you know it)

59006

## 6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number

Country

Priority application number  
(if you know it)Date of filing  
(day / month / year)

## 7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing  
(day / month / year)

## 8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if:

Yes

- a) any applicant named in part 3 is not an inventor, or
- b) there is an inventor who is not named as an applicant, or
- c) any named applicant is a corporate body.

See note (d))

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form.  
Do not count copies of the same document

Continuation sheets of this form 0

Description 10

Claim(s) 6

Abstract 1

Drawing(s) 5 +5

10. If you are also filing any of the following, state how many against each item.

Priority documents 0

Translations of priority documents 0

Statement of inventorship and right 2  
to grant of a patent (Patents Form 7/77)

Request for preliminary examination 1  
and search (Patents Form 9/77)

Request for substantive examination 0  
(Patents Form 10/77)

Any other documents 0  
(please specify)

I/We request the grant of a patent on the basis of this application.

Signature

Date 11 June 2003

D Young & Co (Agents for the Applicants)

12. Name and daytime telephone number of person to contact in the United Kingdom

Nigel Robinson

023 8071 9500

**Warning**

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

**Notes**

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.
- f) For details of the fee and ways to pay please contact the Patent Office.

Statement of inventorship and of  
right to grant of a patent

The Patent Office

Cardiff Road  
Newport  
South Wales  
NP10 8QQ

1. Your reference	P15896GB	
2. Patent application number (if you know it)	0313510.0	11 JUN 2003
3. Full name of the or of each applicant	ARM Limited	
4. Title of the invention	ADDRESS OFFSET GENERATION WITHIN A DATA PROCESSING SYSTEM	
5. State how the applicant(s) derived the right from the inventor(s) to be granted a patent	By virtue of Employment	
6. How many, if any, additional Patents Forms 7/77 are attached to this form? (see note (c))	0	
7.	I/We believe that the person(s) named over the page (and on any extra copies of this form) is/are the inventor(s) of the invention which the above patent application relates to. Signature  Date 11 June 2003	
8. Name and daytime telephone number of person to contact in the United Kingdom	Nigel Robinson	023 8071 9500

## Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there are more than three inventors, please write the names and addresses of the other inventors on the back of another Patents Form 7/77 and attach it to this form.
- When an application does not declare any priority, or declares priority from an earlier UK application, you must provide enough copies of this form so that the Patent Office can send one to each inventor who is not an applicant.
- Once you have filled in the form you must remember to sign and date it.

Enter the full names, addresses and postcodes of the inventors in the boxes and underline the surnames

Surname: <u>SEAL</u>
First Names: David James
14 High Street Cherry Hinton Cambridge CB1 9HZ
Patents ADP number (if you know it): <u>6254312002</u>

Surname: _____
First Names: _____
Patents ADP number (if you know it): _____

Surname: _____
First Names: _____
Patents ADP number (if you know it): _____

**Reminder**

Have you signed the form?

DUPLICATE

## ADDRESS OFFSET GENERATION WITHIN A DATA PROCESSING SYSTEM

This invention relates to the field of data processing systems. More 5 particularly, this invention relates to the generation of an address offset in response to an address offset generating instruction.

It is known to provide data processing systems of the form illustrated in Figure 1 of the accompanying drawings. This data processing system comprises a processor 10 core including a register bank 4, a multiplier 6, a shifter 8, an adder 10, an instruction pipeline 12 and an instruction decoder 14. It will be understood by those skilled in this technical field that the processor core 2 will typically include many further circuit elements, which have been omitted from Figure 1 for the sake of clarity. In operation, the processor core 2 fetches program instructions to the instruction pipeline 12 15 wherein they are decoded by the instruction decoder 14 to generate control signals that act upon the register bank 4, the multiplier 6, the shifter 8 and the adder 10 as well as other circuit elements to control the desired data processing operations as specified by the program instruction being decoded. The processor core 2 is provided with a data bus, an address bus and an instruction bus.

20

One type of processing operation that can be required is the generation of an address offset value. One example of this type of operation is the BL/BLX instruction which is present in the Thumb mode of operation of Thumb enabled processors produced by ARM Limited of Cambridge, England. Figure 2 of the accompanying 25 drawings schematically illustrates such instructions. It will be seen that these instructions can be considered as two 16-bit instructions or one 32-bit instruction. The leading five bits (namely 11110) are decoded as indicating that a BL/BLX instruction is present with the remaining eleven bits within the first two bytes being an offset value, including a leading sign bit S, this being offset field 2. This offset value 30 is then followed by a bit pattern 111t1 and a further eleven bits of offset, this being offset field 1. The "t" bit indicates to the instruction decoder 14 whether the instruction is a BL instruction or a BLX instruction. A BL instruction is a branch with link staying within the Thumb mode of operation. A BLX instruction is a branch with link combined with a switch to the ARM mode of operation.

It will be appreciated that the offset values illustrated in Figure 2 provide twenty two bits. This offset value is sign-extended as required and then added to the branch instruction's address. This offset value range is able to support branch jumps of plus or minus 4MB to 16-bit halfword-aligned targets.

As application programs increase in complexity, they also tend to increase in size. It is desirable that it should be possible to make an end-to-end branch within a program image if this is required. Accordingly, as application images are becoming 10 larger and greater in size than 4MB, a problem arises in that the address offset values which are supported in the instructions have an insufficient range.

Figure 3 schematically illustrates the action of a BL instruction in jumping the program execution flow to a new point. The maximum jump that can be commanded 15 is constrained by the maximum address offset value which may be specified.

A further problem which should be addressed is the need to provide backwards compatibility in any modified form of the instruction. Thus, whilst adopting completely new instruction encodings for the BL/BLX instead of the old 20 encodings might overcome the address offset range problem, it would suffer from the disadvantage of a lack of backwards compatibility with the existing software written using the legacy instructions. Alternatively, adding new encodings in addition to the existing encodings would be disadvantageously wasteful of instruction encoding bit space.

Viewed from one aspect the present invention provides apparatus for 25 processing data, said apparatus comprising:

an instruction decoder responsive to program instructions to control data processing operations; and

an address offset generating circuit controlled by said instruction decoder and 30 operable to generate an N-bit address offset having a value specified by an address offset generating instruction including an offset value sign specifying bit S; wherein

said N-bit address offset has bit values  $B_i$  when expressed as a two's complement number, where  $(N-1) \geq i \geq Z$  and  $(N-1) > Z \geq 0$ , said address offset generating

instruction includes L high order field bits  $P_k$ , where  $(N-Z) > L \geq 1$  and  $L > k \geq 0$ , and said address offset generating circuit is operable such that:

(i) if all of said high order field bits  $P_k$  have respective predetermined values  $D_k$ , then bits  $B_j$  of said N-bit address offset are given by  $B_j = S$  for all values of  $j$  such

5 that  $(N-1) \geq j \geq (N-L-1)$ ; and

(ii) if any of said high order field bits  $P_k$  does not have said predetermined value  $D_k$ , then bits  $B_j$  of said N-bit address offset, where  $(N-1) \geq j \geq (N-L-1)$ , are given by a predetermined one-to-one mapping from combinations of values of said high order field bits  $P_k$  and said offset value sign specifying bit  $S$  to combinations of values of  $B_j$  other than the combination  $B_j = 1$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$  and the combination  $B_j = 0$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$ .

The invention recognises that some bits within the existing address offset generating instructions may be redundant in that they are not required to positively identify and accordingly decode the instruction concerned (e.g. once the first 16 bits of a BL/BLX have been identified the following 16 bits are constrained to be the second half of either a BL instruction or a BLX instruction) and accordingly those bits may be used to instead encode additional address offset information thereby extending the address offset range. However, in order to support backwards compatibility with existing software the encoding used to represent the extra bits of the address offset value must be such that when legacy code is executed in which the extra bits have fixed values (the respective predetermined values), then those fixed values will be decoded in a way that generates the same offset value as was originally intended when the legacy software was written, i.e. appropriately sign extended. This is achieved by the encoding of the present technique as specified above. It will be appreciated that the fixed bits in the legacy code which are being reused to represent additional bits of address offset with the present technique could have had previously fixed values of either "0" or "1".

30 In order to provide backwards compatibility with a previous instruction set a preferred encoding is one in which said respective predetermined values of said high order field bits  $P_k$  are all equal to 1.

In preferred embodiments said address offset generating circuit is operable to generate bit  $B_j$  values of said N-bit address offset each bit value  $B_j$  having a value given by a respective predetermined one of:

$B_j = S$  for one directly sign bit specified value of  $j$ ;

5  $B_j = S \text{ XOR } P_{k(j)} \text{ XOR } D_{k(j)}$  where  $k(j)$  is a one-to-one index mapping from values of  $j$ , excluding said directly sign bit specified value of  $j$ , to values of  $k$ .

This has the advantage that copying the sign bit to one bit position, and use of exclusive-OR function (when the predetermined value is 0) or an exclusive-NOR function (when the predetermined value is 1) for the others is an especially simple 10 way to generate  $B_j$  values that meet the required conditions.

In preferred embodiments said directly sign bit specified value of  $j$  is  $N-1$ . It is advantageous if the sign bit of the final offset can be obtained directly from the 15 instruction encoding, without requiring an exclusive-(N)OR function to be evaluated.

As an example, this may be advantageous because the sign bit of the final offset may need to be replicated, in which case putting the buffering delay in parallel with the exclusive-(N)OR delay rather than in series with it reduces critical paths. Another reason why it may be advantageous is that some branch prediction schemes pay 20 attention to the direction of a branch instruction, and so may want to know the sign of the offset without knowing its exact value.

It will be appreciated that because  $D_k$  is a predetermined value, the formula 25 may be implemented with a single exclusive-OR or exclusive-NOR gate, since the formula simplifies to  $B_j = S \text{ XOR } P_{k(j)}$  if the predetermined value is 0 and to  $B_j = \text{NOT}(S \text{ XOR } P_{k(j)})$  if the predetermined value is 1. (If  $D_k$  were not a predetermined value, two exclusive-(N)OR gates in series to an equivalent circuit would be required.)

30 It will be appreciated that the address offset generating instruction could have a variety of different forms and is not necessarily limited to branch instructions. However, the present invention is particularly well suited for use in branch instructions.

When using a branch instruction, preferred embodiments combine the branch target address offset with the current program address to generate a branch target address to which the program jumps.

5 Whilst the invention is suitable to various different sizes of instructions, it is particularly useful in embodiments in which  $k = 2$ ,  $N = 25$  and  $Z = 1$  or  $2$ . These advantageously balance bit space allocated to the offset value specification and bit space allocated to the opcode and other parameters.

10 The bits of the address offset value not being specified by the new technique also need to be specified within the address offset generating instruction. These could be encoded in a variety of different ways, but it is advantageously simple when these are directly specified by fields within the address offset generating instruction.

15 Viewed from another aspect the present invention provides a method of processing data, said method comprising the steps of:

controlling data processing operations using an instruction decoder responsive to program instructions; and

20 generating an  $N$ -bit address offset having a value specified by an address offset generating instruction including an offset value sign specifying bit  $S$  using an address offset generating circuit controlled by said instruction decoder; wherein

25 said  $N$ -bit address offset has bit values  $B_i$  when expressed as a two's complement number, where  $(N-1) \geq i \geq Z$  and  $(N-1) > Z \geq 0$ , said address offset generating instruction includes  $L$  high order field bits  $P_k$ , where  $(N-Z) > L \geq 1$  and  $L > k \geq 0$ , and said address offset generating circuit is operable such that:

(i) if all of said high order field bits  $P_k$  have respective predetermined values  $D_k$ , then bits  $B_j$  of said  $N$ -bit address offset are given by  $B_j = S$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$ ; and

30 (ii) if any of said high order field bits  $P_k$  does not have said predetermined value  $D_k$ , then bits  $B_j$  of said  $N$ -bit address offset, where  $(N-1) \geq j \geq (N-L-1)$ , are given by a predetermined one-to-one mapping from combinations of values of said high order field bits  $P_k$  and said offset value sign specifying bit  $S$  to combinations of values

of  $B_j$  other than the combination  $B_j = 1$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$  and the combination  $B_j = 0$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$ .

Viewed from a further aspect the present invention provides a computer program product including a computer program for controlling a computer to perform the steps of:

controlling data processing operations using an instruction decoder responsive to program instructions; and

generating an  $N$ -bit address offset having a value specified by an address offset generating instruction including an offset value sign specifying bit  $S$  using an address offset generating circuit controlled by said instruction decoder; wherein

said  $N$ -bit address offset has bit values  $B_i$  when expressed as two's complement number, where  $(N-1) \geq i \geq Z$  and  $(N-1) > Z \geq 0$ , said address offset generating instruction includes  $L$  high order field bits  $P_k$ , where  $(N-Z) > L \geq 1$  and  $L > k \geq 0$ , and said address offset generating circuit is operable such that:

(i) if all of said high order field bits  $P_k$  have respective predetermined values  $D_k$ , then bits  $B_j$  of said  $N$ -bit address offset are given by  $B_j = S$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$ ; and

(ii) if any of said high order field bits  $P_k$  does not have said predetermined value  $D_k$ , then bits  $B_j$  of said  $N$ -bit address offset, where  $(N-1) \geq j \geq (N-L-1)$ , are given by a predetermined one-to-one mapping from combinations of values of said high order field bits  $P_k$  and said offset value sign specifying bit  $S$  to combinations of values of  $B_j$  other than the combination  $B_j = 1$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$  and the combination  $B_j = 0$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$ .

It will be appreciated that the computer program product can take a wide variety of different forms, such as a storage medium or a download from a data connection or the like. Within the computer program product the computer program concerned should include one or more address offset generating instructions utilizing the present technique.

Embodiments of the invention will now be described, by way of example only, with reference to the accompanying drawings in which:

Figure 1 schematically illustrates a data processing system of the type in which the present technique may be used;

5 Figure 2 schematically illustrates a known branch instruction which includes an address offset generating capability;

Figure 3 illustrates the action of a branch instruction such as that of Figure 2;

10 Figure 4 illustrates an address offset value to be generated;

Figure 5 schematically illustrates an address offset generating instruction for generating the address offset value of Figure 4;

15 Figure 6 schematically illustrates example logic for decoding the additional bits from the address generating instruction so as to provide a greater number of bits within the address offset value generated;

20 Figure 7 schematically represents an example generalised relationship between the sign and high order field bits with the instruction and the corresponding high order offset value bits that are generated; and

25 Figure 8 schematically illustrates the architecture of a general purpose computer which may implement program instructions in accordance with the current techniques.

Figure 4 illustrates an address offset value being an N-bit value. The least significant Z bits of this address offset value need not be represented by the fields within the address generating instruction since they have a fixed value determined by the instruction word size of the program concerned. If the instruction words are 32-bit words and are word-aligned within the memory, then the least significant two bits of the address offset value may be constrained to be "00" and need not be specified within the fields of the address offset generating instruction. Similarly, with 16-bit instructions that are halfword-aligned (16-bit halfwords), the least significant bit of

the address offset value may be constrained to be "0" and again this need not be specified within the offset field of the offset generating instruction.

In this example the range  $[B_{N-4}:B_1]$  encompass the bits  $B_j$  extending between:  
5 the least significant end of the address offset value starting at the position  
which needs to be specified taking account of the instruction word size; and  
a position one bit position below the most significant end which was the  
maximum position which could be specified in the legacy instructions.

10 In order to extend the addressing range of the address offset value in this example two further bits have been inserted into the address offset value, namely bits  $B_{N-2}$  and  $B_{N-3}$ , with the original sign bit  $S$  being moved up to become  $B_{N-1}$ . These additional bits are derived from the address offset generating instruction in the manner illustrated. More particularly, these additional bits are specified by a respective one of  
15 the additional bits which are being reused to provide the encoding when combined using a logical expression with the most significant bit of the address value which could be specified using the legacy instruction. It will be appreciated that the expression illustrated in Figure 4 shows the desired relationship but this expression could be rewritten in many different forms. The present technique encompasses all  
20 such alternative forms of representing the relationship illustrated in Figure 4.

Figure 5 schematically illustrates an address offset generating instruction (a new BL/BLX instruction in the ARM/Thumb type of system). Comparing this instruction with Figure 2, it will be seen that the two bits adjacent to the "t" value have been reused to encode additional information regarding the address offset value  
25 in accordance with the logical expression shown in Figure 4. Thus, the full address offset value is given by the legacy address offset fields together with the two additional bit values interpreted as described above.

30 Figure 6 illustrates more directly how the address offset value can be derived from the address offset generating instruction of Figure 5. Firstly, other than the  $S$  bit, the legacy address offset fields are taken directly and put in the same places as before. Then, the two additional bit values encoding the additional address offset information namely  $P_1$  and  $P_0$  are combined with the sign bit  $S$  which is the most significant bit of

the legacy offset value using respective logic gates as shown to generate the bits  $B_{N-2}$  and  $B_{N-3}$  of the extended address offset value. The sign bit S is used directly to provide  $B_{N-1}$  of the extended address offset value. The extended address offset value so produced is a 25-bit value (a LSB value of "0" is also incorporated in view of 5 halfword (16-bit halfwords in this example) alignment). The 25-bit value is further sign extended to produce a 32-bit value to be combined with a 32-bit address value (e.g. as part of a branch operation). This combination may be by adding to the branch instruction's PC value, which is its address plus a constant offset (4 in Thumb/Wrist). Other processing operations and combinations of operations which give the same 10 result are also encompassed within the present technique. Thus, in the case of an address offset range which was previously limited to plus or minus 4MB, this may be extended to plus or minus 16MB, which is a significant advantage. This extended range is achieved in a manner which is backwards compatible with existing code.

15 Figure 7 is a table illustrating a more general relationship between the high order field bits  $P_1$  and  $P_0$ , the sign bit of the offset S and the result three most significant bits  $B_{N-1}$  and  $B_{N-2}$  and  $B_{N-3}$  of the resulting offset value. When  $P_1 = P_0 = 1$ , this corresponds to the legacy encoding and so all three values  $B_{N-1}$  and  $B_{N-2}$  and  $B_{N-3}$  equal S. This leaves six other possible combinations of S,  $P_1$  and  $P_0$  which are subject 20 to a one-to-one mapping to the remaining possible 3-bit combinations of  $B_{N-1}$  and  $B_{N-2}$  and  $B_{N-3}$ . One example of such a mapping is the one shown in Figures 4 and 6.

This mapping is also shown in the following table:

S	$P_1$	$P_0$	$B_{N-1}$	$B_{N-2}$	$B_{N-3}$
0	0	0	0	1	1
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	0	0	0
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	1	1	0
1	1	1	1	1	1

Figure 8 schematically illustrates a general purpose computer 200 which may implement program instructions in accordance with the above described techniques. The general purpose computer 200 includes a central processing unit 202, a random access memory 204, a read only memory 206, a network interface card 208, a hard disk drive 210, a display driver 212 and monitor 214 and a user input/output circuit 216 with a keyboard 218 and mouse 220 all connected via a common bus 222. In operation the central processing unit 202 will execute computer program instructions that may be stored in one or more of the random access memory 204, the read only memory 206 and the hard disk drive 210 or dynamically downloaded via the network interface card 208. The results of the processing performed may be displayed to a user via the display driver 212 and the monitor 214. User inputs for controlling the operation of the general purpose computer 200 may be received via the user input output circuit 216 from the keyboard 218 or the mouse 220. It will be appreciated that the computer program could be written in a variety of different computer languages. The computer program may be stored and distributed on a recording medium or dynamically downloaded to the general purpose computer 200. When operating under control of an appropriate computer program, the general purpose computer 200 can perform the above described techniques and can be considered to form an apparatus for performing the above described technique. The architecture of the general purpose computer 200 could vary considerably and Figure 8 is only one example.

CLAIMS

1. Apparatus for processing data, said apparatus comprising:

an instruction decoder responsive to program instructions to control data processing operations; and

an address offset generating circuit controlled by said instruction decoder and operable to generate an N-bit address offset having a value specified by an address offset generating instruction including an offset value sign specifying bit S; wherein

10 said N-bit address offset has bit values  $B_i$  when expressed as a two's complement number, where  $(N-1) \geq i \geq Z$  and  $(N-1) > Z \geq 0$ , said address offset generating instruction includes L high order field bits  $P_k$ , where  $(N-Z) > L \geq 1$  and  $L > k \geq 0$ , and said address offset generating circuit is operable such that:

15 (i) if all of said high order field bits  $P_k$  have respective predetermined values  $D_k$ , then bits  $B_j$  of said N-bit address offset are given by  $B_j = S$  for all values of j such that  $(N-1) \geq j \geq (N-L-1)$ ; and

20 (ii) if any of said high order field bits  $P_k$  does not have said predetermined value  $D_k$ , then bits  $B_j$  of said N-bit address offset, where  $(N-1) \geq j \geq (N-L-1)$ , are given by a predetermined one-to-one mapping from combinations of values of said high order field bits  $P_k$  and said offset value sign specifying bit S to combinations of values of  $B_j$  other than the combination  $B_j = 1$  for all values of j such that  $(N-1) \geq j \geq (N-L-1)$  and the combination  $B_j = 0$  for all values of j such that  $(N-1) \geq j \geq (N-L-1)$ .

25 2. Apparatus as claimed in claim 1, wherein said predetermined values  $D_k$  are all equal to 1.

3. Apparatus as claimed in any one of claims 1 and 2, wherein said address offset generating circuit is operable to generate bit  $B_j$  values of said N-bit address offset each bit value  $B_j$  having a value given by a respective predetermined one of:

$B_j = S$  for one directly sign bit specified value of j;

30  $B_j = S \text{ XOR } P_{k(j)} \text{ XOR } D_{k(j)}$  where  $k(j)$  is a one-to-one index mapping from values of j, excluding said directly sign bit specified value of j, to values of k.

4. Apparatus as claimed in claim 3, wherein said directly sign bit specified value of  $j$  is  $N-1$ .

5. Apparatus as claimed in any one of the preceding claims, wherein said address offset generating instruction is a branch instruction and said  $N$ -bit address offset is an  $N$ -bit branch target address offset.

6. Apparatus as claimed in claim 5, wherein said  $N$ -bit branch target address offset is combined with a program address of said branch instruction to generate a branch target address.

7. Apparatus as claimed in any one of the preceding claims, wherein said  $N$ -bit address offset is further sign extended by said address offset generating instruction prior to use.

15 8. Apparatus as claimed in any one of the preceding claims, wherein  $L = 2$ .

9. Apparatus as claimed in any one of the preceding claims, wherein  $N = 25$ .

20 10. Apparatus as claimed in any one of the preceding claims, wherein  $Z$  is one of 1 and 2.

11. Apparatus as claimed in any one of the preceding claims, wherein bit values  $B_{N-2-L}$  to  $B_Z$  are directly specified in said address offset generating instruction.

25 12. A method of processing data, said method comprising the steps of:  
controlling data processing operations using an instruction decoder responsive to program instructions; and  
generating an  $N$ -bit address offset having a value specified by an address offset generating instruction including an offset value sign specifying bit  $S$  using an address offset generating circuit controlled by said instruction decoder; wherein  
30 said  $N$ -bit address offset has bit values  $B_i$  when expressed as a two's complement number, where  $(N-1) \geq i \geq Z$  and  $(N-1) > Z \geq 0$ , said address offset generating

instruction includes L high order field bits  $P_k$ , where  $(N-Z) > L \geq 1$  and  $L > k \geq 0$ , and said address offset generating circuit is operable such that:

5 (i) if all of said high order field bits  $P_k$  have respective predetermined values  $D_k$ , then bits  $B_j$  of said N-bit address offset are given by  $B_j = S$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$ ; and

10 (ii) if any of said high order field bits  $P_k$  does not have said predetermined value  $D_k$ , then bits  $B_j$  of said N-bit address offset, where  $(N-1) \geq j \geq (N-L-1)$ , are given by a predetermined one-to-one mapping from combinations of values of said high order field bits  $P_k$  and said offset value sign specifying bit  $S$  to combinations of values of  $B_j$  other than the combination  $B_j = 1$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$  and the combination  $B_j = 0$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$ .

13. A method as claimed in claim 12, wherein said predetermined values  $D_k$  are all equal to 1.

15

14. A method as claimed in any one of claims 12 and 13, wherein said address offset generating circuit is operable to generate bit  $B_j$  values of said N-bit address offset each bit value  $B_j$  having a value given by a respective predetermined one of:

$B_j = S$  for one directly sign bit specified value of  $j$ ;

20  $B_j = S \text{ XOR } P_{k(j)} \text{ XOR } D_{k(j)}$  where  $k(j)$  is a one-to-one index mapping from values of  $j$ , excluding said directly sign bit specified value of  $j$ , to values of  $k$ .

15. A method as claimed in claim 14, wherein said directly sign bit specified value of  $j$  is  $N-1$ .

25

16. A method as claimed in any one of claims 12 to 15, wherein said address offset generating instruction is a branch instruction and said N-bit address offset is an N-bit branch target address offset.

30 17. A method as claimed in claim 16, wherein said N-bit branch target address offset is combined with a program address of said branch instruction to generate a branch target address.

18. A method as claimed in any one of claims 12 to 17, wherein said N-bit address offset is further sign extended by said address offset generating instruction prior to use.

5 19. A method as claimed in any one of claims 12 to 18, wherein  $L = 2$ .

20. A method as claimed in any one of claims 12 to 19, wherein  $N = 25$ .

21. A method as claimed in any one of claims 12 to 20, wherein  $Z$  is one of 1 and

10 2.

22. A method as claimed in any one of claims 12 to 21, wherein bit values  $B_{N-2-L}$  to  $B_Z$  are directly specified in said address offset generating instruction.

15 23. A computer program product including a computer program for controlling a computer to perform the steps of:

controlling data processing operations using an instruction decoder responsive to program instructions; and

20 generating an N-bit address offset having a value specified by an address offset generating instruction including an offset value sign specifying bit  $S$  using an address offset generating circuit controlled by said instruction decoder; wherein

25 said N-bit address offset has bit values  $B_i$  when expressed as a two's complement number, where  $(N-1) \geq i \geq Z$  and  $(N-1) > Z \geq 0$ , said address offset generating instruction includes  $L$  high order field bits  $P_k$ , where  $(N-Z) > L \geq 1$  and  $L > k \geq 0$ , and said address offset generating circuit is operable such that:

(i) if all of said high order field bits  $P_k$  have respective predetermined values  $D_k$ , then bits  $B_j$  of said N-bit address offset are given by  $B_j = S$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$ ; and

30 (ii) if any of said high order field bits  $P_k$  does not have said predetermined value  $D_k$ , then bits  $B_j$  of said N-bit address offset, where  $(N-1) \geq j \geq (N-L-1)$ , are given by a predetermined one-to-one mapping from combinations of values of said high order field bits  $P_k$  and said offset value sign specifying bit  $S$  to combinations of values

of  $B_j$  other than the combination  $B_j = 1$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$  and the combination  $B_j = 0$  for all values of  $j$  such that  $(N-1) \geq j \geq (N-L-1)$ .

24. A computer program product as claimed in claim 23, wherein said

5 predetermined values  $D_k$  are all equal to 1.

25. A computer program product as claimed in any one of claims 23 and 24, wherein said address offset generating circuit is operable to generate bit  $B_j$  values of said N-bit address offset each bit value  $B_j$  having a value given by a respective predetermined one of:

10  $B_j = S$  for one directly sign bit specified value of  $j$ ;

$B_j = S \text{ XOR } P_{k(j)} \text{ XOR } D_{k(j)}$  where  $k(j)$  is a one-to-one index mapping from values of  $j$ , excluding said directly sign bit specified value of  $j$ , to values of  $k$ .

15 26. A computer program product as claimed in claim 25, wherein said directly sign bit specified value of  $j$  is  $N-1$ .

27. A computer program product as claimed in any one of claims 23 to 26, wherein said address offset generating instruction is a branch instruction and said N-bit address offset is an N-bit branch target address offset.

20 28. A computer program product as claimed in claim 27, wherein said N-bit branch target address offset is combined with a program address of said branch instruction to generate a branch target address.

25 29. A computer program product as claimed in any one of claims 23 to 28, wherein said N-bit address offset is further sign extended by said address offset generating instruction prior to use.

30 30. A computer program product as claimed in any one of claims 23 to 29, wherein  $L = 2$ .

31. A computer program product as claimed in any one of claims 23 to 30,

wherein N = 25.

32. A computer program product as claimed in any one of claims 23 to 31,

5 wherein Z is one of 1 and 2.

33. A computer program product as claimed in any one of claims 23 to 32,

wherein bit values  $B_{N-2-L}$  to  $B_Z$  are directly specified in said address offset generating instruction.

10

34. Apparatus for processing data substantially as hereinbefore described with reference to the accompanying drawings.

35. A method of processing data substantially as hereinbefore described with

15 reference to the accompanying drawings.

36. A computer program product substantially as hereinbefore described with

reference to the accompanying drawings.

20

**ABSTRACT**

**ADDRESS OFFSET GENERATION WITHIN A DATA PROCESSING  
SYSTEM**

5 A data processing system 2 is provided supporting address offset generating instructions which encode bits of an address offset value using previously redundant bits in a legacy instruction encoding whilst maintaining backwards compatibility with that legacy encoding.

10 [Figure 6]

**THIS PAGE BLANK (USPTO)**




Fig 1

**THIS PAGE BLANK (USPTO)**

2/5




Fig. 2




Fig. 3

**THIS PAGE BLANK (USPTO)**

3/5




Fig. 4

$$B_{N-1} - B_0 = \text{NOT}(B_0 \oplus S_{-1} \oplus R_k)$$

$$B_{N-1} - B_0 = \text{NOT}(B_0 \oplus S_{-1} \oplus R_k)$$

Address  
Offset  
Generating  
Instruction

11110 S { offset [N-1:M] } 11 P\_{i+1} - P\_{i+2} { offset [M-1:Z] }

Fig. 5

**THIS PAGE BLANK (USPTO)**

4/5




Fig. 6

S	P <sub>1</sub>	P <sub>0</sub>	B <sub>N-1</sub>	B <sub>N-2</sub>	B <sub>N-3</sub>
0	0	0	—	A	—
0	0	1	—	B	—
0	1	0	—	C	—
0	1	1	0	0	0
1	0	0	—	D	—
1	0	1	—	E	—
1	1	0	—	F	—
1	1	1	1	—	1

{A, B, C, D, E, F} is a permutation of  
 {001, 010, 011, 100, 101, 110}

Fig. 7

THIS PAGE BLANK (USPTO)




FIG. 8

10/765,092

**THIS PAGE BLANK (USPTO)**